

Distributed by:



**[www.Jameco.com](http://www.Jameco.com) ♦ 1-800-831-4242**

The content and copyrights of the attached  
material are the property of its owner.


## 8155H/8156H/8155H-2/8156H-2 2048-BIT STATIC HMOS RAM WITH I/O PORTS AND TIMER

- Single +5V Power Supply with 10% Voltage Margins
- 30% Lower Power Consumption than the 8155 and 8156
- 100% Compatible with 8155 and 8156
- 256 Word x 8 Bits
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8-Bit I/O Ports
- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/Timer
- Compatible with 8085AH, 8085A and 8088 CPU
- Multiplexed Address and Data Bus
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel® 8155H and 8156H are RAM and I/O chips implemented in N-Channel, depletion load, silicon gate technology (HMOS), to be used in the 8085AH and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085AH CPU. The 8155H-2 and 8156H-2 have maximum access times of 330 ns for use with the 8085AH-2 and the 5 MHz 8088 CPU.

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.

A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.



\*8155H/8156H-2 = CE 8156H/8155H-2 = CE

Figure 1. Block Diagram




Figure 2. Pin Configuration

Table 1. Pin Description

| Symbol                | Type | Name and Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|-----------------------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RESET                 | I    | <b>Reset:</b> Pulse provided by the 8085AH to initialize the system (connect to 8085AH RESET OUT). Input high on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulse should typically be two 8085AH clock cycle times.                                                                                                                                                                                                                                                                 |
| AD <sub>0-7</sub>     | I/O  | <b>Address/Data:</b> 8-state Address/Data lines that interface with the CPU lower 8-bit Address/Data Bus. The 8-bit address is latched into the address latch inside the 8155H/56H on the falling edge of ALE. The address can be either for the memory section or the I/O section depending on the IO/ $\overline{M}$ input. The 8-bit data is either written into the chip or read from the chip, depending on the $\overline{WR}$ or $\overline{RD}$ input signal.                                                                    |
| CE or $\overline{CE}$ | I    | <b>Chip Enable:</b> On the 8155H, this pin is $\overline{CE}$ and is ACTIVE LOW. On the 8156H, this pin is CE and is ACTIVE HIGH.                                                                                                                                                                                                                                                                                                                                                                                                        |
| $\overline{RD}$       | I    | <b>Read Control:</b> Input low on this line with the Chip Enable active enables and AD <sub>0-7</sub> buffers. If IO/ $\overline{M}$ pin is low, the RAM content will be read out to the AD bus. Otherwise the content of the selected I/O port or command/status registers will be read to the AD bus.                                                                                                                                                                                                                                  |
| $\overline{WR}$       | I    | <b>Write Control:</b> Input low on this line with the Chip Enable active causes the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register, depending on IO/ $\overline{M}$ .                                                                                                                                                                                                                                                                                                                    |
| ALE                   | I    | <b>Address Latch Enable:</b> This control signal latches both the address on the AD <sub>0-7</sub> lines and the state of the Chip Enable and IO/ $\overline{M}$ into the chip at the falling edge of ALE.                                                                                                                                                                                                                                                                                                                               |
| IO/ $\overline{M}$    | I    | <b>I/O Memory:</b> Selects memory if low and I/O and command/status registers if high.                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| PA <sub>0-7</sub> (8) | I/O  | <b>Port A:</b> These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.                                                                                                                                                                                                                                                                                                                                                                                                          |
| PB <sub>0-7</sub> (8) | I/O  | <b>Port B:</b> These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.                                                                                                                                                                                                                                                                                                                                                                                                          |
| PC <sub>0-5</sub> (6) | I/O  | <b>Port C:</b> These 6 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through the command register. When PC <sub>0-5</sub> are used as control signals, they will provide the following:<br>PC <sub>0</sub> — A INTR (Port A Interrupt)<br>PC <sub>1</sub> — ABF (Port A Buffer Full)<br>PC <sub>2</sub> — A STB (Port A Strobe)<br>PC <sub>3</sub> — B INTR (Port B Interrupt)<br>PC <sub>4</sub> — B BF (Port B Buffer Full)<br>PC <sub>5</sub> — B STB (Port B Strobe) |
| TIMER IN              | I    | <b>Timer Input:</b> Input to the counter-timer.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| TIMER OUT             | O    | <b>Timer Output:</b> This output can be either a square wave or a pulse, depending on the timer mode.                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| V <sub>CC</sub>       |      | <b>Voltage:</b> +5 volt supply.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| V <sub>SS</sub>       |      | <b>Ground:</b> Ground reference.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

## FUNCTIONAL DESCRIPTION

The 8155H/8156H contains the following:

- 2k Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA & PB) and one 6-bit I/O port (PC)
- 14-bit timer-counter

The IO/ $\overline{M}$  (IO/Memory Select) pin selects either the five registers (Command, Status, PA<sub>0-7</sub>, PB<sub>0-7</sub>, PC<sub>0-5</sub>) or the memory (RAM) portion.

The 8-bit address on the Address/Data lines, Chip Enable input CE or  $\overline{CE}$ , and IO/ $\overline{M}$  are all latched on-chip at the falling edge of ALE.




Figure 3. 8155H/8156H Internal Registers




Figure 4. 8155H/8156H On-Board Memory Read/Write Cycle

## PROGRAMMING OF THE COMMAND REGISTER

The command register consists of eight latches. Four bits (0-3) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer.

The command register contents can be altered at any time by using the I/O address XXXXX000 during a WRITE operation with the Chip Enable active and IO/M = 1. The meaning of each bit of the command byte is defined in Figure 5. The contents of the command register may never be read.

## READING THE STATUS REGISTER

The status register consists of seven latches, one for each bit; six (0-5) for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the Status Register (Address XXXXX000). Status word format is shown in Figure 6. Note that you may never write to the status register since the command register shares the same I/O address and the command register is selected when a write to that address is issued.




Figure 5. Command Register Bit Assignment




Figure 6. Status Register Bit Assignment

## INPUT/OUTPUT SECTION

The I/O section of the 8155H/8156H consists of five registers: (See Figure 7.)

- **Command/Status Register (C/S)** — Both registers are assigned the address XXXXX000. The C/S address serves the dual purpose.

When the C/S registers are selected during WRITE operation, a command is written into the command register. The contents of this register are *not* accessible through the pins.

When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer becomes available on the AD<sub>0-7</sub> lines.

- **PA Register** — This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the command, this port can operate in either the basic mode or the strobed mode (See timing diagram). The I/O pins assigned in relation to this register are PA<sub>0-7</sub>. The address of this register is XXXXX001.
- **PB Register** — This register functions the same as PA Register. The I/O pins assigned are PB<sub>0-7</sub>. The address of this register is XXXXX010.
- **PC Register** — This register has the address XXXXX011 and contains only 6 bits. The 6 bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD<sub>2</sub> and AD<sub>3</sub> bits of the C/S register.

When PC<sub>0-5</sub> is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is an

interrupt that the 8155H sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. (See Table 2.)

When the 'C' port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:

| CONTROL | INPUT MODE    | OUTPUT MODE   |
|---------|---------------|---------------|
| BF      | Low           | Low           |
| INTR    | Low           | High          |
| STB     | Input Control | Input Control |

| I/O ADDRESS* |    |    |    |    |    |    |    | SELECTION                                           |
|--------------|----|----|----|----|----|----|----|-----------------------------------------------------|
| A7           | A6 | A5 | A4 | A3 | A2 | A1 | A0 |                                                     |
| X            | X  | X  | X  | X  | 0  | 0  | 0  | Interval Command/Status Register                    |
| X            | X  | X  | X  | X  | 0  | 0  | 1  | General Purpose I/O Port A                          |
| X            | X  | X  | X  | X  | 0  | 1  | 0  | General Purpose I/O Port B                          |
| X            | X  | X  | X  | X  | 0  | 1  | 1  | Port C — General Purpose I/O or Control             |
| X            | X  | X  | X  | X  | 1  | 0  | 0  | Low-Order 8 bits of Timer Count                     |
| X            | X  | X  | X  | X  | 1  | 0  | 1  | High 8 bits of Timer Count and 2 bits of Timer Mode |

X Don't Care

\* I/O Address must be qualified by CE = 1 (8155H) or CE = 0 (8156H) and IO/M = 1 in order to select the appropriate register.

Figure 7. I/O Port and Timer Addressing Scheme

Figure 8 shows how I/O PORTS A and B are structured within the 8155H and 8156H:




Figure 8. 8155H/8156H Port Functions